Computation-skip error resilient scheme for recursive CORDIC

Yanxiang Huang∗†, Meng Li∗, Chunshu Li∗†, Peter Debacker∗, Liesbet Van der Perre∗†
∗Interuniversity Microelectronics Centre (IMEC), Kapeldreef 75, 3001 Heverlee, Belgium
†Katholieke Universiteit Leuven, Kasteelpark Arenberg 10, 3001 Heverlee, Belgium

Abstract—Aggressive voltage and frequency scaling are widely utilized to exploit the design margin introduced by the process, voltage and environment variations. However, scaling beyond the critical voltage or frequency results to numerous timing errors, and hence unacceptable output quality. In this paper, a computation-skip (CS) scheme is proposed for recursive digital signal processors with a fixed cycles per instruction (CPI) to correct timing errors. A CORDIC processor with the proposed CS scheme still functions when scaling beyond the sub-critical voltage or frequency. It improves EVM by 47.9 dB at its most critical frequency or supply voltage, and extends the voltage scaling limit by 90 mV w.r.t the conventional CORDIC. Besides, it is more than 1.7X energy efficient w.r.t the conventional high-speed CORDIC, which is designed for a more aggressive scaling.

I. INTRODUCTION

Modern integrated circuits (ICs) are facing an ever increasing challenge resulting from circuit process, voltage and temperature (PVT) variability. The variability result to randomized transistor parameters, e.g. gate width and length, channel mobility, threshold voltage $V_{th}$. Besides, supply voltage $V_{dd}$ is also fluctuating due to noise or IR drop. As a consequence, the propagation delays of two theoretically identical transistors are different [1]. This phenomena becomes more significant with the scaling of the CMOS technology [2]. This is because i) in a scaled technology node, even tiny process parameter fluctuations have a relative large impact on the parameters, e.g. random dopant fluctuation; and ii) the extensively scaling of supply voltage increases the circuit instability, which result to a higher vulnerability to environmental fluctuations.

Conventionally, to cope with this variability challenge, ICs are designed at the worst PVT corner, to ensure they always operate correctly. Nevertheless, ICs rarely operate at the worst case corner. Therefore, this worst-case approach introduces a design margin, leading to wasted performance capability and power consumption.

Recently, on-chip monitor techniques are proposed to reduce the design margin [3]–[10]. In those ICs, on-chip monitors, e.g. voltage and timing monitors, are equipped to detect the real operating conditions. Then those ICs accordingly adjust the operating situation, e.g. supply voltage $V_{dd}$, body-biasing $V_{bb}$, and operating frequency $f$. They try to find out the critical operating point per chip, where scaling beyond results to timing errors.

Timing check on flip-flops (FFs) have been proposed and widely utilized. This scheme modifies the application independent FFs. Therefore, it is orthogonal for different signal processing algorithms. A circuit for adaptive operating control with critical path replica monitor is presented in [3]. However, it suffers from the delay mismatch between the replica and the actual critical path caused by within-die variations. Canary FF [5] predicts timing errors before they actually happen, which requires no extra recovery cycles. Nevertheless, the inaccuracy of the timing prediction limits the full exploit of the variability margin. Besides, the circuit is not capable of operating at the sub-critical frequency or $V_{dd}$ situation since no error correction scheme is included.

In contrast, in-situ schemes [4], [5], [9], [10] are proposed to overcome this mismatch for micro-processors. A such scheme requires a timing-error detection scheme (EDS) and an error correction scheme (ECS). For EDS, Razor [4] detects timing error with a shadow latch. DSTB [9] and TDTB [9] replace the main FF in Razor with a latch to eliminate the meta-stability from the data-path. Bubble Razor [10] avoids the short-path constraints in previous designs by adapting the two-phase latch based design.

For ECS, counterflow [4] and instruction replay [9] are proposed. They correct error by issuing extra cycles, which results to multiple-cycle penalty once a timing error is detected. Bubble Razor [10] reduces the throughput penalty to 1 cycle. However, the design is based on two-phase latch, which is not mainstream. Global clock gating scheme [4] also achieves 1 cycle penalty. But the it is difficult to implement for large area high-speed circuits. Recently, a local 1-cycle error correction scheme is proposed [11]. However, the timing constraint for its error signal becomes very challenging for multiple fan-in situations. In sum, none of the previous proposed schemes achieve 0-cycle penalty in case of a timing error.

Algorithmic noise-tolerance (ANT) signal processing techniques [6] tackles the energy overhead from other perspectives. Since DSPs can live with a certain amount of errors in nature, by detecting and correcting the errors on the algorithmic level, they can trade-off output quality, in an acceptable degree, for power consumption and area. With ANT techniques, a remarkable amount of energy are saved at the cost of slightly reduced output quality [7], [8]. However, This scheme need to be tailored to each individual application, as it rely heavily on the characteristics of the target computation. Besides, for recursive algorithms, timing errors introduced by earlier iterations are usually amplified in later iterations, which greatly degrades the output quality.
II. CS ERROR RESILIENT SCHEME

The concept of the proposed error correction scheme is presented in a recursive processor (see Fig.1). The error detection circuit is a DSTB [9]. The main latch captures the input signal $D$ and produces an output $Q$. In the unlikely event of timing violations, the positive sensitive shadow FF captures a incorrect data after the clock rising edge, and produces $Q_{ff}$, an incorrect sample of $D$. Note that $Q$ is still correct since the main latch is transparent throughout the clock high period. By comparing $Q$ and $Q_{ff}$, an error indicator $E_{local}$ is identified. A timing violation in any DSTB is regarded as a timing failing for a DSP. Therefore, all $E_{local}$ are connected with a OR gate to produce a global error flag $E_{flag}$. A negative sensitive latch is inserted after combing all the $E_{local}$ through the ‘OR’ gate, so that the $E_{flag}$ only changes after the shadow latch is stable. This reduces the glitching of $E_{flag}$.

As the main latch is active throughout the clock high period, it is able to tolerate longer propagation delay in data-path than a nominal error-free circuit. As a consequence, the circuit is able to operate at sub-critical frequency or $V_{dd}$. By tuning the clock duty cycle factor $\tau$ (the percentage it stays high), designers can extend the nominal delay constraint $t_{max_{origin}}$ to the error resilient timing constraint $t_{max_{er}}$:

$$t_{max_{ori}} = t_{clk} - t_{setup_{FF}}$$
$$t_{max_{er}} = t_{clk} + \tau \cdot t_{clk} - t_{setup_{latch}}$$  (1)

where $t_{clk}$ is the clock duration, $t_{setup_{FF}}$ represents the setup time for a normal FF, and $t_{setup_{latch}}$ represents the setup time for the main latch. The maximum ratio of frequency over scaling $R_f$ is denoted as:

$$R_f = \frac{t_{max_{er}}}{t_{max_{ori}}}$$  (2)

Substitute $t_{max_{CS}}$ and $t_{max_{ori}}$ from (1), we obtain

$$R_f = \frac{t_{clk} + \tau \cdot t_{clk} - t_{setup_{latch}}}{t_{clk} - t_{setup_{FF}}}$$
$$\approx 1 + \tau$$  (3)

Once a timing violation is detected by the DSTB, since re-computing the next logic with the late-arrived correct $Q$ is impossible due to the setup timing constraint for the next cycle, $Q$ is fed directly to the MUX. As a result, the correct signal from the previous clock is preserved, and the next logic computation is skipped. This skip can be regarded as a naive implementation for the approximated version of the logic. For the CS path during error correction, signal through $Q$ and through $Q_{ff}$ have different timing constraints (see Fig.5).

The shadow FF will violate the timing constraint at sub-critical situations, it might experience meta-stability. Therefore, those paths through $Q_{ff}$ are guarded with extra slacks, serving as the resolution window for the FF to settle. For the selected sub-critical situation in this paper, the resolution constant is measured as 15ps. Therefore, we set the slack to 600ps, which is sufficiently large to guarantee mean time before failure due to meta-stability. Note that the main latch can never fail at even sub-critical situations, the data-path and CS path are immune from meta-stability, which is a big advantages for the DSTB.

As the main latch is always sensitive during the first half of the clock, if it captures the new arrived signal too early, the signal from the previous cycle is flushed. In this situations, the error detection circuit might indicates a false error. Therefore, for the paths to main latch, a short path timing constraint is required:

$$t_{min_{er}} = \tau \cdot t_{clk} + t_{hold_{latch}}$$  (4)

where $t_{hold_{latch}}$ is the hold time for the main latch.
A timing diagram example is shown in Fig. 2. When cycle 1 finishes, \( D \) receives the stable signal \( D_1 \) ahead of the rising edge, so both \( Q \) and \( Q_{\text{ff}} \) get the correct data, and hence \( E_{\text{local}} \) stays low. During cycle 2, new signals from logic is propagated to \( D \). Suppose that the setup constraint is violated due to a slow logic during cycle 2. \( Q_{\text{ff}} \) captures an arbitrary wrong data since \( D \) is unstable when cycle 2 finishes. However, \( Q \) keeps glitching until \( D \) is stable, when the correct signal is captured. So a positive \( E_{\text{flag}} \) is captured by the comparator, which indicates a timing violation. As a consequence, \( Q \) is directly fed to \( D \) through the CS path for the next cycle. After cycle 3, all signals are returned to the normal state. In sum, 2 effective iterative calculations are performed during the first 3 cycles due to the timing violation during cycle 2.

III. CORDIC PROCESSOR

CORDIC is a simple and efficient algorithm to calculate trigonometric functions. They are usually equipped in ASIC polar transmitters, for which an otherwise hardware multiplication is relatively power hungry.

A. algorithm

In this paper, we configure the CORDIC in vectoring mode, to compute the magnitude \( M \) and initial angle \( \phi \) of a input vector \([x_0, y_0]\), where \( x_0 \) is positive and \( y_0 \) is arbitrary. The output \( \phi \) is represented in its trigonometric form \((\cos(\phi) \text{ and } \sin(\phi))\), as demanded by later stages of the DSP. By definition, the outputs are formulated as

\[
\begin{align*}
M &\triangleq \sqrt{x_0^2 + y_0^2} \\
\cos(\phi) &\triangleq \frac{x_0}{\sqrt{x_0^2 + y_0^2}} \\
\sin(\phi) &\triangleq \frac{y_0}{\sqrt{x_0^2 + y_0^2}}
\end{align*}
\]

(5)

Input vector \([x_0, y_0]\) is rotated recursively by iterative micro-rotations. For each iteration,

\[
\begin{align*}
x_{i+1} &= x_i - y_i \cdot d_i \cdot 2^{-i} \\
y_{i+1} &= y_i + x_i \cdot d_i \cdot 2^{-i}
\end{align*}
\]

(6)

where

\[
d_i = \begin{cases} 
1 & \text{if } y_i < 0 \\
-1 & \text{if } y_i \geq 0 
\end{cases}
\]

(7)

After \( n \) iterations, \( y_i \) reaches 0, and the resulted \( x_n \) represents the original magnitude. Since \( x_i \) and \( y_i \) are scaled during each micro rotation, \( x_n \) are multiplied with scaling factor \( K(n) \) to obtain \( M \):

\[
M = x_n \cdot K(n) \quad (8)
\]

where \( K(n) \) is a function of the number of total iterations \( n \). \( K(n) \) is calculated by:

\[
K = K(n) = \prod_{i=0}^{n-1} 1/\sqrt{1 + 2^{-2i}} \quad (9)
\]

After several iterations, \( K(n) \) does not change much with \( n \):

\[
K = \lim_{n \to \infty} K(n) \approx 0.607252935 \ldots \quad (10)
\]

Since the number of total iterations are pre-defined, \( K \) is a fixed factor. Therefore, the computation in (8) is saved in hardware, since it can be integrated into later stages of the DSP.

Similar to (6), \( \cos(\phi) \) and \( \sin(\phi) \) are computed according to \( d_i \):

\[
\begin{align*}
\cos(\phi)_{i+1} &= \cos(\phi)_i + \sin(\phi)_i \cdot d_i \cdot 2^{-i} \\
\sin(\phi)_{i+1} &= \sin(\phi)_i - \cos(\phi)_i \cdot d_i \cdot 2^{-i}
\end{align*}
\]

(11)

where the initial values are set as: \( \cos(\phi)_0 = 1 \) and \( \sin(\phi)_0 = 0 \).

Therefore, we couple the computation of \( \cos(\phi) \) and \( \sin(\phi) \) with the computation of \( x_i \) and \( y_i \). Fig. 3 shows the hardware diagram of a 18-bit CORDIC iteration, or a CORDIC cell. Each signal \((x_i, y_i, \sin(\phi)_i, \cos(\phi)_i)\) is right shifted by a barrel shifter before added (or subtracted) by its corresponding summand signal.

In this paper, the output quality of a CORDIC is measured as the error vector magnitude (EVM):

\[
\text{EVM (dB)} = 10 \log_{10} \frac{P_{\text{error}}}{P_{\text{signal}}} \quad (12)
\]

where the signal and error power are calculated as:

\[
\begin{align*}
P_{\text{signal}} &= x_0^2 + y_0^2 \\
P_{\text{error}} &= (M \cdot \cos(\phi) - x_0)^2 + (M \cdot \sin(\phi) - y_0)^2
\end{align*}
\]

(13)

Fig. 4 shows that for the 18-bit CORDIC, the EVM evolves with each iteration, and saturates at \( n = 16 \), where \( n \) is no longer the bottleneck for the EVM. Note that by keeping \( K \) constant to \( K(16) \), insignificant quality is reduced comparing with multiplying the realistic \( K(n) \), especially for the cases...
as a quality monitor, which indicates how critical the timing frequency. In order to perform frequency or supply voltage at run time based on this quality monitor.

When a timing violation is detected, we skip the next cycle and freeze the iteration counter. At the requirements of constant CPI, the final iterations, which contribute less to the EVM, are skipped to ensure previous computations are guaranteed even at sub-critical situations.

### B. implementation

The trade off between the number of iteration and the EVM is demonstrated for CORDIC. When enhanced with CS scheme, by skipping the final iterations, timing violations are tolerated. The rest explains this method and exploits its trade off in hardware.

The implementation of the CS scheme on a CORDIC processor is shown in Fig. 5. The internal word size is 18-bit. 16 iterations are performed for each operation. The processor contains 4 CORDIC cells, each performs a CORDIC iteration. Therefore, 4 clocks cycles are required to finish a CORDIC operation ($CPI = 4$). $C_{last}$ is the control signal that indicates whether it is the last cycle. It controls the input MUX and enables the output FF. After each cycle, computation outputs are stored in the DSBT, whose outputs serves as the inputs for the next cycle. $C_{itr}$ counts the CORDIC iterations, and controls the barrel shifter in each CORDIC cell. The computation-skip (CS) MUX selects the signal from the nominal logic, or from the CS path, according to $E_{flag}$.

When a timing violation is detected, $C_{itr}$ is frozen instead of counted up. As a consequence, the intended 4 CORDIC iteration computation will actually conduct one cycle later, which eats up one cycle duration. As the output CPI is kept constant, the last 4 CORDIC iterations are skipped due to this timing violation. We freeze $C_{itr}$, because the micro rotation angles in later iterations are smaller, and thus skipping them would less degrade EVM. Moreover, by checking the final $C_{itr}$ of each CORDIC operation, we get the information of how many iterations are skipped. In other words, $C_{itr}$ serves as a quality monitor, which indicates how critical the timing constraint is. Therefore, $f$, $V_{dd}$, and $V_{th}$, etc., can be adjusted at run time based on this quality monitor.

The data paths (CORDIC cells) are synthesized at a nominal frequency. In order to perform frequency or supply voltage

![Fig. 4. CORDIC output EVM evolves with different numbers of iterations $n$ when $n$ is large. Therefore, in this paper, $K$ is set to $K(16)$ for different number of total iterations cases, which is more suitable for hardware implementation.](image)

![Fig. 5. Proposed CORDIC processor with CS timing error resilient scheme.](image)

- Fig. 4. CORDIC output EVM evolves with different numbers of iterations $n$ when $n$ is large. Therefore, in this paper, $K$ is set to $K(16)$ for different number of total iterations cases, which is more suitable for hardware implementation.

- Fig. 5. Proposed CORDIC processor with CS timing error resilient scheme.

- **IV. Evaluation**
  
  **A. Evaluation condition**

  The proposed error resilient CS CORDIC processor (Fig. 5) is implemented to evaluate the benefit w.r.t. conventional CORDIC design. For the conventional CORDIC, DSTBs are converted back to normal FFs. Besides, CS MUX and the last iteration protection MUX are also eliminated. All design are synthesized with standard cells from TSMC 28nm hpmbwp. They use ULVT to meet the high speed requirement. The nominal $V_{dd}$ is 0.9V. The slow-slow process variation corner is used to ensure the chip operates correctly at the worst case. Energy consumption is estimated with the toggling rate derived with realistic high bandwidth input vectors.

  The nominal operating frequency of the conventional CORDIC processors is 750 MHz, which is the best frequency for energy delay product (EDP), as shown in Fig. 6. At this frequency, synthesis tool utilizes carry look-ahead adders in the CORDIC cells. So timing errors would occur at all the high order bits when scaling beyond the critical situation [12]. Therefore, the conventional low-speed CORDIC that synthesized at 750 MHz suffers from heavy quality loss. A conventional high-speed CORDIC, which is synthesized at 1000 MHz is utilized as a conventional solution to cope with this loss. It is capable of error-free operation at more aggressively scaled situations. However, it significantly increases energy consumption as the hardware compiler tries very hard in gate up-sizing to meet the setup timing constraint (see Fig. 6).

  The proposed CS CORDIC, whose data-path is also synthesized at 750 MHz, is however capable of operating at sub-critical situations with a limited amount of errors. Without losing generality, we set the clock duty cycle factor $\tau$ to 0.33.
According to (3), the frequency over scaling limit is 1.33X of the original frequency, i.e. 1000 MHz. The following investigates the output quality (in EVM) and energy consumption from post synthesis gate level netlist.

The short path constraints for CS CORDIC is fixed by inserting buffers during post clock tree synthesis optimization, along with other hold violation fixing. Note that increasing duty cycle will increase the over scaling capability, however, more buffers are inserted to meet the short path constraint, and thus more energy overhead is introduced.

During simulation, the meta-stable output state of a setup time or hold time violated FF is interpreted to be random state of 0 or 1 (or to the previous state). The reason of this approximation is to avoid the situation where the output is unknown, which is impossible for EVM evaluation. This actually improves the simulated EVM for conventional CORDICs, where some timing violated or meta-stable signals are accidentally interpreted to be correct. However, the proposed CS CORDIC do not take advantage of this simulation approximation. This is because, similar as for the real chip, during simulation, the approximation might suggest a false non-error indicator, which let the timing error propagates without mitigation.

### B. Frequency over scaling

From Fig.7, the EVM for the low speed CORDIC (synthesized at 750 MHz) starts to reduce dramatically when frequency increases. Its maximum error-free operating frequency is 833 MHz, rather than the targeted 750 MHz, due to the timing violation approximation during simulation. The conventional high-speed CORDIC functions perfectly until scaling above 1000 MHz.

For the CS CORDIC, during the timing error-free operating, a 3.4 dB penalty in EVM is measured, which is caused by the last cycle protection. The EVM degrades gracefully with the increase of clock frequency, as more timing paths fail and more iterations are hence skipped. The CS error mitigation scheme ensures its correctly operating at 1000 MHz, which is 1.33X of the frequency limit for the conventional low-speed CORDIC. When the operating frequency approximates the frequency scaling limit (1000 MHz), almost all the shadow FFs fail and thus exactly half of the CORDIC iterations are skipped. So the degraded EVM tends to saturate at -46.8 dB. Beyond 1000 MHz, the EVM of the CS CORDIC degrades dramatically, due to the failing of the control paths and the CS path. At 1000 MHz, the proposed CS CORDIC achieves a 47.9 dB EVM improvement w.r.t. the conventional low-speed one.

The energy consumption during frequency over scaling is shown in Fig.7(b). The energy numbers correspond to EVM worse than -46.8 dB are left out because those output qualities are regarded as unacceptable. For high frequency operation, the energy are mostly consumed by the active current. Thus, the energy consumption is proportional to $V_{dd}^2$. Thus, the energy consumption is expected to be constant at different operating frequency. However, when the frequency is too high that timing violations happens frequently, e.g. beyond 830 MHz for the CS CORDIC, not all transitions are finished in the limited clock period, so energy consumption drops.

At the 750 MHz (timing error-free frequency), the CS CORDIC has 18% power overhead: 8% penalty is due to the replacement of DSTBs, 8% is introduced by the extra buffers that fix the short path problem, and 2% is due to the tighter time constraint introduced by those MUXs. The CS CORDIC is 1.69X better at energy efficiency at nominal frequency w.r.t. conventional high-speed CORDIC. At 1000 MHz, it reduces energy consumption by 1.77X, at the penalty of 36.0 dB EVM loss. In sum, 1.2X frequency improvement is achieved by the CS CORDIC from the simulation.
Critical V

robust to voltage over scaling or accidentally noise related paths fails, the new critical to frequency over scaling, since they have similar effects on the

V

their critical

to

suggests that at 0.9V, 10% reduction on speed.

C. Voltage over scaling

CORDICs, and the proposed CS CORDIC, at 750 MHz

with dependency between puts. In contrast to conventional CORDICs that have a rigid

However, it consumes 1.7X more energy.

also operate at 0.78V since large design margin is guaranteed.

speed CORDIC. The conventional high-speed CORDIC can

CORDIC reduces energy by 7.3% w.r.t. the conventional low-speed CORDIC, at 3 different V

by the spice simulation on one critical path of the conventional

V

th

≤100

−100

−80

−60

−40

−20

0

20

40

60

80

100

EVM [dB]

Energy/OP [pJ]

Critical V

Critical V

Critical V

Critical V

Supply Voltage [V]

Critical V

Critical V

Critical V

Critical V

Critical V

Critical V

0.9

0.88

0.86

0.84

0.82

0.8

0.78

0.76

(a) Output quality

(b) Energy consumption per CORDIC operation

Fig.8 shows the EVM and energy consumption of supply voltage scaling At 750 MHz. Accurate power consumption and EVM data requires re-characterization of the entire library at different fine grained V_{dd}, which takes much computation time. Therefore, in this paper, voltage over scaling is mapped to frequency over scaling, since they have similar effects on the timing violation situation. As the circuit speed is proportional to \( \frac{(V_{dd} - V_{th})^2}{V_{dd}} \), it desegregates approximately linearly with V_{dd} scaling for a high V_{dd}. The gradient is characterized by the spice simulation on one critical path of the conventional low-speed CORDIC, at 3 different V_{dd} (see Table I). It suggests that at 0.9V, 10% reduction on V_{dd} corresponds to 24% reduction on speed.

For conventional CORDICs, scaling the V_{dd} lower than their critical V_{dd} would results to totally unacceptable outputs. In contrast to conventional CORDICs that have a rigid dependency between V_{dd} and output quality, the CS CORDIC operates still functions if supply voltage is above the critical V_{dd} = 0.87V. This property makes the CS CORDIC more robust to voltage over scaling or accidentally noise related voltage drop w.r.t. the conventional low-speed CORDIC at V_{dd} \leq 0.87V. At the retirements of no control path or CS paths fails, the new critical V_{dd} is extended by 90 mV (from 0.87V to 0.78V). Besides, by scaling V_{dd} to 0.78V, the CS CORDIC reduces energy by 7.3% w.r.t. the conventional low-speed CORDIC. The conventional high-speed CORDIC can also operate at 0.78V since large design margin is guaranteed. However, it consumes 1.7X more energy.

V. Conclusion

In this paper, a computation-skip scheme is proposed to mitigate timing errors introduced by frequency and supply voltage over scaling. This scheme is implemented in a recursive CORDIC processor. Effectively, the last CORDIC iterations are skipped once timing errors are detected in this proposed CS CORDIC. The simulated frequency over scaling limit is extended by \( R_f = 1.2X \). Moreover, the critical voltage is reduced from 0.87V to 0.78V, resulting to 7.3% energy consumption improvement. With regarding to the conventional high-speed CORDIC, which adds large design margin to protect error, the proposed CS CORDIC is 1.7X energy efficient.

The proposed CS scheme can also be generalized to other evolutionary algorithms, e.g. LDPC. In the future, we expect to add more sophisticated logic to the CS path to exploit the CS path slack, e.g. skipping part of the computation instead of the whole, and to apply this scheme to other non-evolutionary applications.

References


