A Fast Low Noise CMOS Charge Sensitive Preamplifier For Column Parallel CCD Readout.


Abstract—A fast, low noise charge sensitive preamplifier for column parallel CCD readout application is presented. This prototype has been implemented on a commercial CMOS 65nm process. This preamplifier consists of a two stage trans-conductance amplifier with capacitive feedback to accommodate two gain ranges and a second trans-conductance amplifier to reset the circuit. An equivalent noise charge of 37 electrons for a 100ns readout cycle time is achieved for a power consumption of 5mW. Novel design techniques used in this circuit will be presented in detail along with measurement results obtained on the prototype.

I. INTRODUCTION

There is increasing scientific interest in the use of X-ray light sources for imaging of dynamic processes. This will require advanced detectors and low-noise cameras operating at unprecedented frame rates with pixel rates exceeding 100 Gpixel/s [1].

A fast, low noise charge sensitive preamplifier for column parallel CCD readout application is presented. This prototype has been implemented in a commercial CMOS 65nm process. This circuit is used as the front end amplifier of a 16 channel mixed mode digitizer. This preamplifier consists of a two stage trans-conductance amplifier with capacitive feedback to accommodate two gain ranges and a second trans-conductance amplifier to reset the circuit. An equivalent noise charge of 37 electrons for a 100ns readout cycle time is achieved. Novel design techniques have been used in this circuit to reach this performance. This paper is organized as follows: Section II presents the preamplifier requirements. Section III describes the circuit architecture and details the schematic. Chip layout is discussed in Section IV. Experimental results are presented in section V.

II. PREAMPLIFIER REQUIREMENTS.

Fig. 1 shows the output stage of a column parallel CCD recently designed in our laboratory. One notable aspect of this CCD is its lack of an output source-follower. The \( \Phi_{1,2,3} \) terminals transfer the charges along the serial register while the terminal \( \Phi_{out} \), called transfer gate, brings the signal to a floating diffusion. As these terminals are clocked, a large amount of charge injection is created by the \( \Phi_{out} \) clock transitions. The preamplifier reads out the charge deposited on the floating diffusion. This charge is the sum of the video signal and the transfer gate charge injection. These CCDs will be clocked at a column rate of up to 10 MHz.

Instead of a buffer amplifier, the output of the CCD is a floating diffusion, which means that the preamplifier reads out the signal charge packet destructively. In order to do this successfully at the requisite 10 MHz rate, the input stage must be charge-sensitive, fast, low-noise, and capable of accepting from and returning to the CCD large amounts of charge during its transfer phase (the transfer gate charge injection), while still sensing small signal charge packets. To meet anticipated interfacing and imaging performance requirements, the preamp must satisfy the specifications in Table I.

<table>
<thead>
<tr>
<th>TABLE I. PREAMPLIFIER REQUIREMENTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Full scale input charge</td>
</tr>
<tr>
<td>Transfer gate charge injection</td>
</tr>
<tr>
<td>Input capacitance</td>
</tr>
<tr>
<td>Settling time</td>
</tr>
<tr>
<td>Reset time</td>
</tr>
<tr>
<td>Charge loss due to finite DC gain</td>
</tr>
<tr>
<td>Linearity</td>
</tr>
<tr>
<td>Readout cycle time</td>
</tr>
<tr>
<td>Preamplifier pitch</td>
</tr>
</tbody>
</table>

III. CIRCUIT ARCHITECTURE.

The preamplifier block diagram is shown in Fig. 2. The circuit consists of a low noise, high DC gain core amplifier labeled A1. A set of switches, \( S_{1a} \) and \( S_{1b} \), change the gain setting from 50k to 1M ranges. A second switched trans-conductance amplifier labeled A2 resets the feedback capacitor \( C_{f1} \) and \( C_{f2} \) and is activated by the switch \( S_2 \). Two external reference voltages \( V_{ref} \).
(850mV) and Vrefl (1.2V) set the DC voltages of the preamplifier output and input respectively. The capacitor Cp represents all the parasitic capacitances present at the input (i.e. bonding wire, bonding pads and CCD floating diffusion). The full scale voltage at the output ranges from 850mV to 350mV.

**A. Core Amplifier.**

Fig. 3 shows the schematic of the core amplifier. The single-ended output of the CCD is sensed by differential pair MN1 and MN2. While differential sensing increases the input noise for a given current, it greatly improves the ability of the preamplifier to reject low frequency noise on the negative power supply. The differential pair does this by transforming noise on the negative power supply into a common-mode signal. This is critical here because the output voltage due to a power supply variation is given by

\[ v_{out} = \frac{1}{\text{PSRR}_{vdd}} \frac{C_p}{C_f} v_{dd} + \frac{1}{\text{PSRR}_{vss}} \frac{C_p}{C_f} v_{ss} \]  

(1)

where, PSRR_{vdd} and PSRR_{vss} are the power supply rejection ratio of the positive and negative supply respectively. Equation (1) shows that the output voltage \( v_{out} \) is multiplied by the voltage close loop gain \( \frac{C_p}{C_f} \) which in this case is approximately 64 for the 50kΩ-range. Even low-amplitude noise on the negative power supply would render the preamplifier inoperable in the sense it would be impossible to separate the signal from power supply bounce.

The output of the differential pair is folded to increase swing and then drives common-source amplifier MN6 and MP5. The output is then buffered by the source follower consisting of MN7 and MN8. The feedback capacitors \( C_{compl,2} \) are used to implement cascoded compensation by feeding back a portion of the output signal to the folding node. This technique greatly improves high frequency negative power supply noise reduction [2]. To preserve the loop stability and keep the preamplifier rise time independent of gain setting, a switched Miller capacitor network has been added. The conversion gain of the circuit, in the limit of large open-loop gain, is approximately \( \frac{1}{C_f} \). In reality the output voltage is given by

\[ v_{out} = \frac{Q_{ref}}{C_f + \frac{C_p}{A_0}} \]  

(2)

Where \( A_0 \) is the DC open loop gain. For a charge loss of 1%, \( A_0 \) has to be larger than 6000. This is achieved by combining a folded cascode stage followed by a common source amplifier. The diode D1 across the compensation capacitor prevents the transistor MN6 to enter in the linear region when a large amount of charge injection from the CCD is injected into the preamplifier. The recovery time is the greatly improved and is close to 15ns.

**B. Reset transconductance amplifier.**

The schematic of the transconductance amplifier, resetting the preamplifier, is shown in Fig. 4.

As the reset time allowed for the preamp in the highest channel rate case (10MHz) case has to be less than 15ns, an active reset circuit is required. The OTA uses half of a symmetrical architecture [3] and the current mirror outputs are energized by the Reset and Resetb switches only when the preamplifier is being reset. Because a low transconductance is required here for stability and noise purposes, the differential pair MP1 and MP2 is biased with a large \( I/G_m \) ratio, where \( G_m \) is the differential pair transconductance and is the tail current of the differential input pair. Two banks of current sources with different aspect ratios have been implemented depending on the preamplifier gain settings. They are controlled by the G1M and G1Mb switches.
C. Correlated double sampler and gated integrator.
To remove the reset noise from the reset amplifier A2 in Fig.2, a correlated double sampler (CDS) with a gated integrator has been implemented on chip. This is a powerful, widely used technique to suppress reset noise in solid-state imagers [3]. It also reduces the thermal and 1/f noise of the preamplifier. The basic concept is to take two samples of the preamplifier output: the first after the preamplifier is reset and the second when the signal charge packet is available at the CCD output. Since the charge injection from the reset operation is common to both samples, taking their difference can reject the charge injection while retaining the signal. The dual-slope CDS technique is conceptually simple to implement. The input after preamplifier reset is integrated in one direction. Then, the output charge packet (which includes both charge injection and signal) is read out. The output voltage of the integrator is then proportional to the signal charge, and the reset noise is canceled. A block diagram of this circuit is shown in Fig.5.

\[ P = \int_0^\infty |H(\omega)|^2 \left( W_0 + \frac{F_0}{\omega^2} \right) d\omega / 2\pi \]

where \(W_0, F_0\) indicate the relative magnitude of the white, 1/f preamplifier noise. \(\tau\) is the reset and signal integration period and \(\Delta\) the time interval in between. With a thermal noise of 2nV/\sqrt{Hz} and a 1/f noise of 3\muV at 1Hz referred to the input of the core amplifier differential pair, a simulated total noise referred to the preamplifier input for different integration periods is shown in Table II.

<table>
<thead>
<tr>
<th>Integration time:</th>
<th>Readout cycle</th>
<th>Noise (ENC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>2 X 25ns</td>
<td>100ns</td>
<td>37e-</td>
</tr>
<tr>
<td>2 X 50ns</td>
<td>150ns</td>
<td>26e-</td>
</tr>
<tr>
<td>2X 75ns</td>
<td>200ns</td>
<td>23.5e-</td>
</tr>
</tbody>
</table>

D. Simulation results.
Fig.6 shows a transient simulation of the preamplifier.

Fig.7. Preamplifier nonlinearity simulation: 200ke- transfer gate charge injection, 50ke- input signal, 100ns cycle time.
The first plateau, shown on the lower trace, is the sum of the transfer gate charge injection and the video signal while the second plateau is the remaining signal to be read out. The upper trace is the output voltage of the preamplifier showing the image of the input charge along with its reset phase. The linearity performance of the preamp in 50ke- mode and with a 100 ns cycle time is shown Fig.7. The peak nonlinearity (at full-scale) is less than -0.15 bit at a 10-bit level, indicating that the preamp is capable of approximately 12-bit linearity performance in this mode. The linearity is degraded somewhat in the lower sensitivity mode and is about 10-bit.
IV. PREAMPLIFIER LAYOUT.

The circuit has been implemented in a CMOS 65nm mixed mode process. The active area is about 170um x 200um for each preamplifier. The two trans-conductance amplifiers are located on the upper part of the layout, while the switched capacitor banks are drawn on the bottom. Fig.9 shows the preamplifier layout. Four preamplifiers have been placed in a row with their input pads located on the left hand side to match the 50μm pitch of the CCD. Care have been taken to lower the trace resistance by using the top metal layers which have a low resistivity per square.

V. EXPERIMENTAL RESULTS

A photograph of the custom test board is shown in Fig 10. The circuit is functional. Fig. 11 shows an oscilloscope screenshot of the gated integrator output shown in Fig. 5 for a readout cycle time of 200ns. The upper trace corresponds to the charge injected to the preamplifier including the transfer gate charge injection. The lower trace is the gated integrator output for a full scale input charge in the 50ke− mode. Noise and linearity measurements haven’t been performed by the time of this conference record.

VI. CONCLUSION

A fast, low noise charge sensitive preamplifier for column parallel CCD readout application is presented. An equivalent noise charge of 37 electrons for a 100ns readout cycle time is achieved. Novel design techniques have been used in this circuit to reach these performances. This prototype has been implemented in a commercial CMOS 65nm process. The total power consumption is 5mW with a power supply voltage of 1.8V as we are using quarter microns devices.

REFERENCES