Voltage Control of a Single Distributed Generation Unite in Autonomous Mode Operation Under Unbalance and Non-linear Load Conditions.

Yacine DAILI¹, Lazhar RAHMANI¹
¹Département d’électrotechnique, Université Sétif 1
Laboratoire d’Automatique Sétif, LAS
Sétif Algérie.
yacine_daili@yahoo.fr, lazhar_rah@yahoo.fr

Jean-Paul GAUBERT²
²Université de Poitiers,
Laboratoire d’Informatique et d’Automatique pour les Systèmes, LIAS, Poitiers, France.
jean.paul.gaubert@univ-poitiers.fr

Abstract—This paper propose a voltage control of a single distributed generation (DG) unit powered local load. The DG system utilizes three phase four wire voltage source inverter VSI with split DC link as the medium interface and LC filter to attenuate the switching frequency harmonics. A dual loop scheme is employed. Dead beat current controller in inner loop, which achieve fast dynamic response. In the outer loop, Multi-generalized resonant filter with feedback state is employed to track reference voltage and eliminate the low order harmonics, and to make the dynamic of the system greatly adjustable via pole-placement strategy.

The proposed controller provides a set balanced three phase voltage with low THD equal to 1.80% in worse case (non linear load) for a locale load, despite unbalanced and distorted current load, guarantee a robust stability, fast dynamic response to disturbance, zero study state error. Effectiveness of the proposed control strategy is evaluated based on time domain simulation studies in Matlab/Simulink™ environment.

Keywords—Distributed Generation DG; Dead beat Controller; resonant filter Controller; pole placement technique; Autonomous Mode Operation; Voltage Controller; VSI with split DC link.

I. INTRODUCTION

In the last years, the number of distributed generation DG unites has increased considerably to meet power electricity demand. The various raisons which make this kind of production very attractive: Economic and environment benefits, power quality improvement,...[1]. Many of DG resources require a power electronic interface. The control of this converter depends on the operation mode. In the grid connected mode, the control of the converter is performed to export power to the grids. However, in autonomous mode, the DG unite supplies a local load.

In autonomous mode, the DG should provide a high quality sinusoidal voltage waveforms to the costumer despite the nature of the load. The most connected load to DG are; non-linear which cause distortion of the output voltage a comment example; computers communication equipments...[2], a single phase and so negative and zero sequence output voltage are expected, and randomly switched with different dynamic/static properties [3]. In this context, the control of DG unite in autonomous mode is challenging task.

The control scheme of the DG system power electronic interface in autonomous mode should provide:
- Set balanced three phase voltage despite unbalanced current load.
- Fast transient in case of connection or disconnection of the load.
- Low distortion harmonic (THD) of the output voltage.
- Robust stable operation for large load parameters variations.
- Allows Limitation of the inverter current (dangerous to the semiconductors).

To achieve these goals, various techniques have been reported in the literature. The Proportional Integrator PI controller has been employed in [4]. However, the use of PI controller in the stationary a,b,c frame results an unstable system if the loop gain is increased further from a specific limit. There also exists an inherent steady state error impossible to eliminate for non DC signal [5], which degrades the performance of the system in presence of harmonic.

Alternatively, PI controller in d-q reference frame [6] achieves zero steady state error, by transforming the system from the natural reference frame a,b,c to the synchronous rotating frame, the measured voltage and current can be translated from AC to DC variables, Yet, these assumption is true only if the connected load to the DG is linear and balanced, which is not the case, and the performance of the system could be deteriorate, especially in nonlinear load conditions. The authors [7] have proposed multi rotating reference frames, to accommodate load unbalance and nonlinearity. The resulted regulator is more complex as it involves a multi synchronous reference frames.

Reference [8] has proposed poles placement control strategy via integral state feedback applied on voltage regulator designed in q-d reference frame for four leg inverter to make transient of the system adjustable. Therefore, the performances of the system are not evaluated for non linear and unbalance load conditions.

In [9],[10] have used sliding mode technique to design the voltage controller. But, sliding mode control suffer from phenomena know as “chattering” which can be caused by parasitic of sensor or feedback components [11]. In this last
reference, authors have developed a deadbeat with feed-forward controller for both voltage and current loops, presented result in static and dynamic term for linear and nonlinear load is sensibly good. But, deadbeat control signals largely depend on a precise model of the system, which might affect the stability of the system, especially in the case of double deadbeat controller loop.

The authors of [12] have applied $H_\infty$ design procedure onto single phase inverter to improve robust stability under load disturbance and model uncertainty. In this case, the control performance under non-linear load is not satisfactory.

The internal model principle has been proposed by Francis and Wonham[13] states that the controlled output tracks a reference command, with the presence of disturbances (zero steady state tracking error), can be achieved if the models that generate these references and disturbances are included in the stable closed loop systems.

The repetitive controller (RC) works on the internal model principle, it has potential to eliminate periodical error or disturbance whose frequency is less than half sampling frequency. This control technique has widely [14],[15],[16] and [17]. However, the main drawback of the repetitive controller is the slow dynamic transient, requires a large memory space and the difficulty to stabilize the system.

An attractive approach to eliminate errors which also used the internal model principle, is to introduce the mathematical model of sinusoidal reference along the open loop path to ensure almost zero steady state error. This regulator is called resonant controller, also known as generalized integrator. The advantages of this controller over RC controller are, the selective harmonic compensation, which generally enough for DG interface medium since and the high harmonics can be eliminated by the LC output filter.

Resonant regulator used in [18] to track the reference output voltage without steady state error and eliminate disturbance. However, a controller base only on the internal model cannot guarantee a good transient performance when the system is affected by disturbance, especially in fluctuating load condition.

In [2] and [19] a proportional is associated with resonant controller to improve transient performances of the system, but there is not systematical method of stabilizing the system.

The author of [20] proposed, resonant regulator combined with a plant state feedback controller. This technique allows fast dynamic transient and strong harmonic rejection. Non inner current control loop is used and the current under overload or fault conditions can not limited.

This article suggest, a dual loop scheme to regulate the output voltage of DG unite powered local load, the current controller in inner loop and voltage regulator in the outer loop. Dead beat current controller is used to achieve fast dynamic response. Multi-generalized resonant filter with feedback state is employed to: track sinusoidal voltage reference, eliminate the low-order harmonics, and adjust the dynamic of the system via pole-placement strategy. The proposed control scheme presents a good performance in voltage reference tracking, low-order voltage harmonics elimination and load disturbance rejection under nonlinear and unbalanced load conditions.

The remainder of this article is organized as fellows. Section 2 describes the control plan modeling. Section 3 illustrates the proposed control scheme. Simulation results are shown in section 4, and section 5 concludes the paper.

II. MODELING OF THE ISLANDED DG UNIT SYSTEM

Fig.1 illustrates three-phase DG unit system studied in this work. The DC voltage bus are assumed supplied by ideal DC voltage source, which can be released by DC voltage regulated front end with storage system energized by a distributed generator, which can be, wind turbine, photovoltaic device…

The interface system of DG unit is composed from three phase inverter three phase second order L-C filter. The neutral is connected to the middle point of the two DC capacitors on the DC link of inverter and so this is called a “split capacitor inverter”. The output voltage is fed three sets of local load; 1) three phase balanced load, 2) three phase unbalanced load, and 3) nonlinear load. The unbalance load represent unequal single phase loads which are connected between the phases and neutral conductor.

In the system proposed the neutral point of the output filter and the load are connected to the middle-point of the capacitor bank through an inductance to limit the neutral current.

![Fig.1. Three-phase four-wire inverter with a split DC bus.](image)

Due to the presence of balanced DC link, we consider this system as three independent single phase, and hence there is no needs to study here the three phase behavior of the system. A simplified model of the system is shown in Fig.2. Where $C_F$, $L_F$ and $R_F$ are the filter parameters, capacitance, inductance and resistance respectively.

And $i_{L,x}$: Generated phase inverter current.

$u_{L,x}$: Neutral-phase inverter output voltage.

$u_{L,x}$: Neutral-phase load voltage.

$\tilde{u}_{L,x}$: Load current.

And x represent the corresponding phase $x=a$, $b$, $c$.

A state space model of this system is:

\[
\begin{align*}
\frac{dx}{dt} &= A \cdot x + B \cdot u + H \cdot \zeta \\
Y &= C \cdot x
\end{align*}
\]

Where: the state variable $X^T = [v_{L,x} \ i_{L,x}]$, the control signal $U = u_{inv,x}$ and the disturbance $\zeta = \tilde{u}_{L,x}$.
And the coefficients are:

\[
A = \begin{bmatrix}
0 & 1/C_F \\
-1/L_F & R_F/L_F
\end{bmatrix},
B = \begin{bmatrix}
0 \\
1/L_F
\end{bmatrix},
C = [0 1]
\]

Using the system parameters given in the table I, we have found \( e_2 \equiv 0 \) and \( a_{22} \equiv 1 \).

(1)

Equation (4) becomes:

\[
\begin{align*}
\hat{u}_{\text{inv}}(k) &= \frac{1}{b_2^d}(i_2(k) - i_L(k) - a_{21}^d \cdot v_L(k)) \\
\hat{u}_{\text{inv}}(k + 1) &= \frac{1}{b_2^d}(i_2(k + 2) - i_L(k + 1) - a_{21}^d \cdot v_L(k + 1))
\end{align*}
\]

Adding (5) to (6), and by assumption the load voltage for instant \( k \) equal to the next step, we find:

\[
\begin{align*}
\hat{u}_{\text{inv}}(k + 1) &= \frac{1}{b_2^d}(i_2(k + 2) - i_L(k) - 2 \cdot a_{21}^d \cdot v_L(k)) - \hat{u}_{\text{inv}}(k)
\end{align*}
\]

And the inverter voltage for the next step is given by:

\[
\begin{align*}
\hat{u}_{\text{inv}}(k + 1) &= \frac{1}{b_2^d}(i_2(k + 2) - i_L(k + 1) - a_{21}^d \cdot v_L(k + 1))
\end{align*}
\]

Adding (5) to (6), and by assumption the load voltage for instant \( k \) equal to the next step, we find:

\[
\begin{align*}
\hat{u}_{\text{inv}}(k + 1) &= \frac{1}{b_2^d}(i_2(k + 2) - i_L(k) - 2 \cdot a_{21}^d \cdot v_L(k)) - \hat{u}_{\text{inv}}(k)
\end{align*}
\]

To let the inverter current of the step \( i_2(k + 2) \) track the reference inverter current \( i_2(k) \), the reference inverter voltage should be:

\[
\begin{align*}
\hat{u}_{\text{inv}}(k + 1) &= \frac{1}{b_2^d}(i_2(k + 2) - i_L(k) - 2 \cdot a_{21}^d \cdot v_L(k)) - \hat{u}_{\text{inv}}(k)
\end{align*}
\]

And the inverter voltage for the next step is given by:

(9)

\[
\begin{align*}
\hat{u}_{\text{inv}}(k + 1) &= \frac{1}{b_2^d}(i_2(k + 2) - i_L(k) - a_{21}^d \cdot v_L(k + 1))
\end{align*}
\]

Adding (5) to (6), and by assumption the load voltage for instant \( k \) equal to the next step, we find:

(10)

\[
\begin{align*}
\hat{u}_{\text{inv}}(k + 1) &= \frac{1}{b_2^d}(i_2(k + 2) - i_L(k) - 2 \cdot a_{21}^d \cdot v_L(k)) - \hat{u}_{\text{inv}}(k)
\end{align*}
\]

Where \( \tilde{b}_2 \) and \( \tilde{a}_{21} \) are the estimated coefficients of \( b_2^d \) and \( a_{21}^d \) respectively, depend only on the estimated inverter inductance.

We assume that there is no error model. The close loop system exhibits two poles located in the origin of the complex \( z \) plane and no zeroes.

The augmented state space model (discrete state space model of the system with current controller) can be described as:

(11)

\[
\begin{align*}
\hat{X}^d(k + 1) &= A^d \cdot \hat{X}^d(k) + B^d \cdot \hat{U}^d(k) + H^d \cdot \zeta^d(k)
\end{align*}
\]

Where:

\[
\begin{align*}
A^d &= \int_0^T e^{A_0 \cdot t} \cdot d \tau, \\
B^d &= \int_0^T e^{A_0 \cdot t} \cdot B \cdot e^{A_0 \cdot t} \cdot d \tau, \\
H^d &= \int_0^T H \cdot e^{A_0 \cdot t} \cdot d \tau, \\
C^d &= C
\end{align*}
\]

And \( T \) is the sampling period.

III. CONTROL SYSTEM STRUCTURE

A dual loop control structure (current loop and voltage loop) is proposed in this work, the basic idea is controlling the inverter current in order to regulate the output voltage. A dead beat current controller is used to achieve fast dynamic response. The outer loop is for output voltage control, the core inverter current in order to regulate the output voltage. A dead beat controller model of the system, which is used to predict the behavior of the system. The main objective of the dead beat controller is to compute the inverter reference voltage to feed a PWM modulator for switching the inverter.

From the discrete state space model of the system equation (2), the inverter current can be write as:

(12)

\[
\begin{align*}
i_2(k + 1) &= a_{22}^d \cdot i_2(k) + a_{21}^d \cdot v_L(k) + b_2^d \cdot u_{\text{inv}}(k) + e_2^d \cdot i_L(k)
\end{align*}
\]

The resonant filter used in [5] to track reference output voltage introduces an infinite gain for the specific frequency, which could cause stability problems.

Damped resonant filter introduced by [21]. Is used to avoid this problem. Other advantage of damped resonant filter, is the

\[
\begin{align*}
A^d &= \begin{bmatrix}
a_{11}^d & a_{12}^d & b_1^d \\
2a_{12}^d & a_{22}^d & b_2^d \\
-\frac{1}{b_2^d} & -\frac{1}{b_2^d} & -1
\end{bmatrix}, \\
B^d &= \begin{bmatrix}
0 \\
0 \frac{1}{b_2^d}
\end{bmatrix}, \\
H^d &= \begin{bmatrix}
h_1^d \\
h_2^d \\
0
\end{bmatrix}, \\
C^d &= \begin{bmatrix}
1 & 0 & 0
\end{bmatrix}
\end{align*}
\]
providing an appropriate resolution for the resonant filter coefficients (in the fixed point processor applications) [19].

\[
X^{d2T} = [X^{d1T} \ X_h^{d1T}], \text{ the control signal is } U^{d1} = i_{inv^*}(k)
\]

\[
X^{d2} = v_{ref^*}(k), \text{ and the disturbance is } \zeta^{d2} = \zeta^{d1} = i_d(k)
\]

And the coefficients are

\[
A^{d2} = \begin{bmatrix}
A^{d1} & 0_{3\times 6} \\
-B_h A^{d1} & A_h^d
\end{bmatrix}
\]

\[
b_1^{d2} = \begin{bmatrix}
B^{d1} \\
0_{3\times 1}
\end{bmatrix}, \quad b_2^{d2} = \begin{bmatrix}0_{3\times 1} \\
B_h^d
\end{bmatrix} \quad \text{and} \quad H^{d1} = \begin{bmatrix}H^{d1} \\
0_{8\times 1}
\end{bmatrix}
\]

The control input to the system is the reference current, which is expressed as:

\[
i_{inv^*}(k) = K \cdot X^{d2}(k)
\]

The problem control to be solved is to compute the matrices gain \(K = [K_1, K_2]\).

In order to provide good response and rejection of disturbance, pole placement technique is used in this work.

IV. COMPUTER SIMULATIONS RESULTS

This section is devoted to verify the performances of the proposed control scheme by means of computer simulations using Matlab/Simulink™, where the inverter is fully modeled and the control system is implemented in discrete time. The filter parameters, DC bus voltage, and switching/sampling frequency are given in Table I.

<table>
<thead>
<tr>
<th>Inverter</th>
<th>DC bus voltage (Vdc)</th>
<th>180 V</th>
</tr>
</thead>
<tbody>
<tr>
<td>Switching frequency</td>
<td>6kHz</td>
<td></td>
</tr>
<tr>
<td>Sampling frequency</td>
<td>100 KHz</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Filter</th>
<th>Inductor (L_F)</th>
<th>10mH</th>
</tr>
</thead>
<tbody>
<tr>
<td>Capacitor (C_F)</td>
<td>100(\mu)F</td>
<td></td>
</tr>
</tbody>
</table>

The reference voltage is set to 60V RMS/50Hz phase to neutral. The inverter output is connected to the local load through LC filter.

Several tests in simulation were conducted to verify the effectiveness and dynamic/static performances of the proposed voltage controller.
Fig. 4 shows the instantaneous output voltage with RMS value, the instantaneous THD value, load current and inverter current under transient condition when the load change. Fig 4.a: connected load change from no load to inductive load At $t=6s$, the load rises from 0 to $L=5mH$ and $R=10$ Ohm) And Fig 4.b: the DC resistance Load connected to three phase rectifier drops from 30 to 0 Ohm)

It is clear from this figure, the voltage output are slightly affected by load transient and after short transient the output voltage restored to steady state.

Fig .5 shows the waveforms of the filter output voltage with load current for two different load conditions , it can be seen , the three-phase unbalanced and nonlinear load induces obviously an unbalanced and distorted load current respectively. Moreover, even in unbalanced and nonlinear load conditions, the output voltage is kept balanced.

I. CONCLUSION

In this paper, dual loop control structure (current loop and voltage loop) to control output voltage for three phase four wire DG unite with split DC bus topology has been proposed. Dead beat current controller is used in the inner loop, The outer loop is a combination of multi-resonant filter and stat feedback controllers, to achieve a fast dynamic response to disturbance due to load transient and ensure the rejection of periodic disturbance injected in the output voltage. The overall controller enables high dynamic, accurate regulation and high quality of the output voltage. Analysis and studies have been performed on the proposed control technique including the design of the Dead beat current controller and voltage controller and time domain simulation studies in the Matlab/Simulink™ software environment under various load scenarios .The simulation results conclude that the proposed control technique:

- Provides excellent tracking of three phase output voltage i.e. fast and smooth transient under the load switching.
- Accommodate the nonlinearity, the THD of the output voltage is lower than 1.8 % in the worse case.

All these analyses, simulation have certified the effectiveness of the proposed control solution.

ACKNOWLEDGMENT

The authors would like to thank the TASSILI Program for its financing. This work has been supported by the TASSILI program between the university of Sétif Algeria and university of Poitiers France, “study and development of multi-source systems based on renewable energy.
Fig 5 : From top to the bottom; Three phase output voltages; Three phase Inverter currents; Three phase load currents (a) : unbalanced load; (b) : nonlinear load(three phase rectifier)

REFERENCES