Effects of Dielectric Material Properties on Metalized Film Capacitor Performance

Janet Ho
US Army Research Laboratory
Adelphi, USA
janet.s.ho.civ@mail.mil

Abstract—The effects of dielectric constant and in-plane thermal conductivity of capacitor film on the maximum temperature rise per unit power dissipation or K/W in a DC-link capacitor were studied based on finite element computations which were compared with analytical approximations. The K/W was found to scale with the dielectric constant and the in-plane thermal conductivity according to a power-law relationship with an exponent of 0.9 and -0.65, respectively. While losses induced by film metallization usually dominate heat generation within a capacitor, conduction losses due to electrical conductivity higher than $10^{-13}$ S/m become significant.

Keywords—metalized film capacitors; DC-link; thermal conductivity; electrical conductivity; high temperature polymers

I. INTRODUCTION

Alternative capacitor dielectrics to biaxially-oriented polypropylene (BOPP) with greater maximum operating temperature will facilitate more efficient design of power electronics for transportation and other systems. While many polymers have superior thermal stability to BOPP, they do not necessarily make a useful capacitor dielectric as a result of lower volumetric resistivity ($<10^{13}$ Ω-m) and higher dielectric loss ($>10^{-3}$) at elevated temperature. In addition, thermal conductivity of the polymer plays a major role in determining temperature-rise of a capacitor. For BOPP, which is highly oriented in both machine and transverse directions resulting in a crystallinity of greater than 60%, the in-plane thermal conductivity is 0.6 W/m-K [1] as compared to 0.2 to 0.4 W/m-K for amorphous and less oriented semicrystalline polymers. The objective of this work is to parameterize capacitor performance as a function of dielectric film material properties such as dielectric constant, thermal conductivity, and temperature-dependent electrical conductivity, for applications such as DC-link capacitors as these relationships are not well understood.

A DC-link capacitor controls ripple voltage on the bus between the inverter which converts the source voltage to a suitable DC voltage (AC to DC or DC to DC) for the power electronics. For low voltage applications (<1 kV), DC-link capacitors are usually based on metalized film, which provides for “graceful failure”. As many DC-link capacitors are used in inhomogeneous thermal environments with a heat sink, an estimate of the maximum temperature within the capacitor is essential. This contribution analyzes the problem, with comparisons between analytical approximations and finite element computations of the maximum temperature rise per unit power dissipation or K/W to predict the “hot spot” temperature of a capacitor in an inhomogeneous thermal environment for given material properties.

Losses induced by film metallization usually dominate heat generation within a capacitor. However, conduction losses due to leakage current in the dielectric can become significant at elevated temperature as the electrical conductivity of most polymeric dielectrics increases with temperature, usually following an Arrhenius relationship with activation energy in the range of 0.5 to 1.5 eV. As a result, the utility of a polymer film capacitor at high temperature may be limited. With knowledge of maximum temperature rise per unit power dissipated (K/W), along with the thermal environment and maximum operating temperature, the allowable power dissipation which results from losses induced by metallization or leakage current can be determined.

II. HEAT SOURCE FROM METALLIZATION

The basic unit of a metallized film capacitor is the capacitor “winding”, multiple of which can be connected in series and parallel to achieve the required voltage rating and capacitance. In the present analysis, only a single winding is modeled. For a winding of capacitance, $C$, which is composed of two single-side-metalized polymer film layers of dielectric constant, $\varepsilon$, thickness, $d$, and active width, $W$ (contributing to capacitance) wound together, the film length $L$ of each layer can be written as

$$L = \frac{Cd}{2We}, \quad (1)$$

while equivalent series resistance, $ESR$, caused by film metallization is given by

$$ESR = \frac{2\rho W}{3L} = \frac{4\rho e W^2}{3dC}, \quad (2)$$

where $\rho$ is the surface resistivity in Ω/sq of the metallization, and the factor of 2/3 results from axially-linear increase metallization current density across the active width of the metallization.
As DC-link capacitors are often rated in terms of maximum ripple current, \( I_s \), in amps through the capacitor per micro-farad of capacitance or \( A/\mu F \), the maximum current, \( I \), through the capacitor of capacitance \( C \) can be written as

\[
I = \frac{2\pi L W d}{d}.
\]

(3)

Presently, the upper limit for \( I_s \) is in the range of 1 A/\( \mu F \). Thus, the power, \( P \), dissipated due to the metallization is

\[
P = I^2 ESR = \frac{4C W^2 I_s^2 \rho E}{3d}.
\]

(4)

For a given active volume \( (v = 2L W d) \), the average power density, \( PD_{AV} \), is

\[
PD_{AV} = \frac{P}{v} = \frac{4W^2 I_s^2 \rho E^2}{3d^2}.
\]

(5)

For the finite element thermal computations to be described below, the average power density was multiplied with a quadratic function of axial position so that the power density at the axial center of the winding is \( \frac{3}{4} \) the average, while the power density at the edges of the active film width is 1.5 times the average with axial integral of the function being 1.

As shown in (5), the power density is proportional to square of the dielectric constant and the active width. Thus, optimizing the design of a capacitor winding for DC-link applications requires a delicate balance between increasing energy density, which scales linearly with dielectric constant, and controlling heat generation.

III. FINITE ELEMENT COMPUTATIONS

As the typical required capacitance in DC-link applications is in the range of a few hundred \( \mu F \) to 1 mF, the thermal model used in this contribution is based on a 1-mF single-winding capacitor. Given the need for narrow film width, such windings will be of large diameter and would normally be heat sunk at one end, possibly by connecting the grounded end of the capacitor directly to the heat sink. In the present model, the dielectric film is 33 mm in active width with a thickness of 3.8 \( \mu m \) wound on a core of 10 mm in diameter, and three relative dielectric constants 2.2, 3.0, and 6.0 were studied. The heat sink temperature is arbitrarily chosen as 353 K while two ambient temperatures 353 and 413 K were studied. For the latter case, the model was first equilibrated thermally with zero power density.

For convectively cooled surfaces, convective heat transfer in air with a coefficient of 12 W/m²-K is used. As temperature-rise in the capacitor is sensitive to the thermal conductivity of its components, this contribution examines in-plane thermal conductivities of 0.17, 0.40 and 0.60 W/m-K for the dielectric with the through-plane value fixed at 0.16 W/m-K due to contact resistance between layers of film in an unimpregnated winding. In addition to the dielectric, the model includes a 3-mm edge margin, 2-mm end connection with a thermal conductivity of 38 W/m-K, and a 4-mm epoxy end with a thermal conductivity of 2.16 W/m-K at both ends of the winding. The surface resistivity of the film metallization is 30 \( \Omega /sq. \)

IV. ANALYTICAL APPROXIMATION

Given a winding diameter at least three times the active width and the heat sink at one end, an approximation of axial heat flow to the heat sink and no heat transfer in the radial direction is reasonable. With the assumption of an average power density throughout the active film width, an analytical approximation is available for the temperature distribution [3],

\[
T_r = \frac{Q W^2}{2k},
\]

(6)

where \( k \) is the in-plane thermal conductivity of the dielectric, \( W \) is the active film width, and \( Q \) the average power density. In the present thermal model, heat is lost from the top surface by convection, and the hot spot in the winding is near the top surface. To a reasonable approximation, the average power density \( Q \) can be corrected for the convective heat loss from the top surface as,

\[
Q = PD_{AV} - \frac{AW^2 hPD_{AV}}{2kv},
\]

(7)

where \( A \) is area of the top surface and \( h \) the convective heat transfer coefficient from the top surface. Following from substitution of (5) and (7), (6) can be rewritten as

\[
T_r = \frac{I_s^2 \rho W^4 \varepsilon^2 (2k - Wh)}{3d^2 k^2},
\]

(8)

which shows that the maximum temperature rise increases quadratically with the dielectric constant.

In a homogeneous thermal environment where the heat sink is at ambient temperature, the hot spot temperature within a capacitor can be estimated using (8). However in a thermal environment where the ambient temperature is substantially greater than that of the heat sink, the equilibrium (zero power density) temperature at the hot spot location must be known to estimate the maximum winding temperature. Assuming convective heat transfer at top end of the winding and ignoring radial heat transfer, the thermal resistance, \( R_t \), from top to bottom surface capacitor (axial direction) can be written as

\[
R_t = \frac{1}{2Ld} \left[ \frac{W}{k} + 2\left( \frac{W_{EM}}{k_{EM}} + \frac{W_{EC}}{k_{EC}} + \frac{W_{EP}}{k_{EP}} \right) \right],
\]

(9)

where \( EM \) stands for edge margin, \( EC \) end connection, \( EP \) epoxy case. The power entering the top surface, \( P_{TOP} \), as a result of convective heat transfer is given by

\[
P_{TOP} = \frac{\Delta T_s}{R_t} = 2Ld(T_s - T_h - \Delta T_s)h,
\]

(10)

where \( T_d \) is the ambient temperature, \( T_s \) the heat sink temperature, \( \Delta T \) the temperature difference across the
capacitor in the axial direction at equilibrium with zero power density. Eq. (10) can be rewritten as

\[ 2Ld(T_s - T_x - \Delta T_y)hR_y - \Delta T_y = 0, \]  

from which, \( \Delta T_y \) can be determined as follows

\[ \Delta T_y = \frac{h(T_s - T_x)(W + 2W_{eff} + k_{eff}k)}{k(1 + hh_{eff}) + h(W + 2W_{eff})}, \]  

where \( k_{eff} = 2((W_{EC}/k_{EC}) + (W_{EP}/k_{EP})) \).

While finite element computations can provide more reliable information for complicated systems if performed correctly, analytical approximations may be used to gain some “engineering insight” for simple systems. Figure 3 compares the K/W value using the maximum temperature rise computed by the approximation derived in (8) which assumes no heat transfer in the radial direction. For an in-plane film thermal conductivity of 0.6 W/m-K, the approximation agrees well with the finite element computations while for 0.4 W/m-K in-plane film thermal conductivity, the approximation underestimates slightly. For an in-plane thermal conductivity of 0.17 W/m-K (not shown), the approximation is not applicable, as the radial heat transfer becomes significant relative to the axial heat transfer. Given that many DC-link capacitors are used in inhomogeneous thermal environments with a heat sink, the equilibrium (zero power density) temperature at the hot spot location must be known in order to estimate the maximum winding temperature. Table 1 compares the equilibrium temperature at zero power density computed by finite element computations and based on the approximation in (12) for the three in-plane thermal conductivities. For an in-plane thermal conductivity of 0.17 W/m-K, the approximation shows poor agreement with the finite element computation while for in-plane thermal conductivities of 0.4 and 0.6 W/m-K, the agreement is good.
VI. Losses Due to Leakage Current

While losses induced by film metallization usually dominate heat generation within a capacitor, conduction losses caused by leakage current in the dielectric can become significant at elevated temperature as the electrical conductivity of most polymeric dielectrics increases with temperature, usually following an Arrhenius relationship. Such relationship for BOPP with activation energy of 0.75 eV was previously determined [3]. With the maximum temperature rise per unit power dissipation determined above, the maximum temperature rise caused by conduction losses assuming the same Arrhenius behavior was computed for the various dielectric constants and in-plane thermal conductivities as shown in Figure 4. For an electrical conductivity below $10^{-13}$ S/m, the resulting maximum temperature rise is in the range of 10 to 20 K while for $10^{-12}$ S/m, the maximum temperature rise becomes inhibiting.

![Figure 3](image1.png)
![Figure 4](image2.png)

**TABLE I.** Equilibrium Temperature at Zero Power Density of the Model Capacitor Heat Sunk at One End at 353 K in an Ambient of 413 K for Various In-Plane Thermal Conductivities.

<table>
<thead>
<tr>
<th>Thermal Conductivity, $k$, (W/m·K)</th>
<th>Equilibrium Temperature at Zero Power Density, (K)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Finite Element Computations</td>
</tr>
<tr>
<td>0.17</td>
<td>385</td>
</tr>
<tr>
<td>0.40</td>
<td>382</td>
</tr>
<tr>
<td>0.60</td>
<td>379</td>
</tr>
</tbody>
</table>

VII. Conclusion

This contribution examines the effects of dielectric constant and in-plane thermal conductivity of capacitor film on the maximum temperature rise per unit power dissipation or K/W in a DC-link capacitor based on finite element computations of a 1-mF single-winding capacitor heat sunk at 353 K at one end in an ambient of 353 K and 413 K. The results were compared with analytical approximations derived assuming heat flows only in the axial direction with no heat transfer radially. The K/W was found to scale with the dielectric constant and the in-plane thermal conductivity according to a power-law relationship with an exponent of 0.9 and -0.65, respectively. While losses induced by film metallization usually dominate heat generation within a capacitor, conduction losses due to electrical conductivity higher than $10^{-13}$ S/m become significant.

REFERENCES